1

KnapSim - Run-time efficient hardware-software partitioning technique for FPGAs
Kratika Garg, Yan Lin Aung, Siew-Kei Lam, Thambipillai Srikanthan
Cite DOI
Rapid estimation of DSPs utilization for efficient high-level synthesis
Yan Lin Aung, Siew-Kei Lam, Thambipillai Srikanthan
Cite DOI
A Multi-Paradigm Approach to Teaching Students Embedded Systems Design Using FPGAs and CPLDs
David C. Dyer, Yan Lin Aung
Cite DOI
Hardware-Software Codesign of EKF-Based Motor Control for Domain-Specific Reconfigurable Platform
Yan Lin Aung, Siew-Kei Lam, Thambipillai Srikanthan
Cite DOI
Real-Time Image Resizing Hardware Accelerator for Object Detection Algorithms
Gaurav Mishra, Yan Lin Aung, Meiqing Wu, Siew-Kei Lam, Thambipillai Srikanthan
Cite DOI
Area-Time Estimation of C-based Functions for Design Space Exploration
Yan Lin Aung, Siew-Kei Lam, Thambipillai Srikanthan
Cite DOI
Microprocessor-Based Systems Design Teaching Platform for Undergraduate Students in Computer Engineering
David C. Dyer, Yan Lin Aung
Cite DOI
Automatic Compilation of C Applications for FPGA-Based Hardware Acceleration
Lieu My Chuong, Yan Lin Aung, Siew-Kei Lam, Thambipillai Srikanthan, Lim Chai Soon
Cite DOI
Compiler-assisted Technique for Rapid Performance Estimation of FPGA-based Processors
Yan Lin Aung, Siew-Kei Lam, Thambipillai Srikanthan
Cite DOI
Performance estimation framework for FPGA-based processors
Yan Lin Aung, Siew-Kei Lam, Thambipillai Srikanthan
Cite DOI